Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core.

Sebastian Hahn, Jan Reineke

Browse the full RTSS paper archive.