Skip to content

Jos L. Abelln

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

22

Venues

15

Active years

2008–2026

Best venue rank

A*

Where they publish

Papers

22 indexed papers, newest first.

YearVenueTitleAuthors
2026HPCAQuCo: Efficient and Flexible Hardware-Driven Automatic Configuration of Tile Transfers in GPUs.Nicols Meseguer, Daoxuan Xu, Yifan Sun, Michael Pellauer, Jos L. Abelln, Manuel E. Acacio
2025HPCAPIMnet: A Domain-Specific Network for Efficient Collective Communication in Scalable PIM.Hyojun Son, Gilbert Jonatan, Xiangyu Wu, Haeyoon Cho, Kaustubh Shivdikar, Jos L. Abelln, Ajay Joshi, David R. Kaeli, John Kim
2025ICCDQuFi: Adaptive Tiled Gustavson Output Reuse for Edge Sparse DNN Accelerators.Adrin Navarro, Jos Cano, Jos L. Abelln, Manuel E. Acacio
2025ISPASSFIDESlib: A Fully-Fledged Open-Source FHE Library for Efficient CKKS on GPUs.Carlos Agull-Domingo, scar Vera-Lpez, Seyda Nur Gzelhan, Lohit Daksha, Aymane El Jerari, Kaustubh Shivdikar, Rashmi S. Agrawal, David R. Kaeli, Ajay Joshi, Jos L. Abelln
2024CGOAXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators.Nicolas Bohm Agostini, Jude Haris, Perry Gibson, Malith Jayaweera, Norm Rubin, Antonino Tumeo, Jos L. Abelln, Jos Cano, David R. Kaeli
2024ISCANeuraChip: Accelerating GNN Computations with a Hash-based Decoupled Spatial Accelerator.Kaustubh Shivdikar, Nicolas Bohm Agostini, Malith Jayaweera, Gilbert Jonatan, Jos L. Abelln, Ajay Joshi, John Kim, David R. Kaeli
2024SIGMETRICSScalability Limitations of Processing-in-Memory using Real System Evaluations.Gilbert Jonatan, Haeyoon Cho, Hyojun Son, Xiangyu Wu, Neal Livesay, Evelio Mora, Kaustubh Shivdikar, Jos L. Abelln, Ajay Joshi, David R. Kaeli, John Kim
2023ASPLOSFlexagon: A Multi-dataflow Sparse-Sparse Matrix Multiplication Accelerator for Efficient DNN Processing.Francisco Muoz-Martnez, Raveesh Garg, Michael Pellauer, Jos L. Abelln, Manuel E. Acacio, Tushar Krishna
2023MICROGME: GPU-based Microarchitectural Extensions to Accelerate Homomorphic Encryption.Kaustubh Shivdikar, Yuhui Bao, Rashmi Agrawal, Michael Tian Shen, Gilbert Jonatan, Evelio Mora, Alexander Ingare, Neal Livesay, Jos L. Abelln, John Kim, Ajay Joshi, David R. Kaeli
2021DATETAP-2.5D: A Thermally-Aware Chiplet Placement Methodology for 2.5D Systems.Yenai Ma, Leila Delshadtehrani, Cansu Demirkiran, Jos L. Abelln, Ajay Joshi
2021ISPASSGNNMark: A Benchmark Suite to Characterize Graph Neural Network Training on GPUs.Trinayan Baruah, Kaustubh Shivdikar, Shi Dong, Yifan Sun, Saiful A. Mojumder, Kihoon Jung, Jos L. Abelln, Yash Ukidave, Ajay Joshi, John Kim, David R. Kaeli
2020HPCAGriffin: Hardware-Software Support for Efficient Page Migration in Multi-GPU Systems.Trinayan Baruah, Yifan Sun, Ali Tolga Diner, Saiful A. Mojumder, Jos L. Abelln, Yash Ukidave, Ajay Joshi, Norman Rubin, John Kim, David R. Kaeli
2020SBAC-PADDesign Space Exploration of Accelerators and End-to-End DNN Evaluation with TFLITE-SOC.Nicolas Bohm Agostini, Shi Dong, Elmira Karimi, Marti Torrents Lapuerta, Jos Cano, Jos L. Abelln, David R. Kaeli
2019EuroParCNN-SIM: A Detailed Arquitectural Simulator of CNN Accelerators.Francisco Muoz-Martnez, Jos L. Abelln, Manuel E. Acacio
2019ISCAMGPUSim: enabling multi-GPU performance modeling and optimization.Yifan Sun, Trinayan Baruah, Saiful A. Mojumder, Shi Dong, Xiang Gong, Shane Treadway, Yuhui Bao, Spencer Hance, Carter McCardwell, Vincent Zhao, Harrison Barclay, Amir Kavyan Ziabari, Zhongliang Chen, Rafael Ubal, Jos L. Abelln, John Kim, Ajay Joshi, David R. Kaeli
2015ICSLeveraging Silicon-Photonic NoC for Designing Scalable GPUs.Amir Kavyan Ziabari, Jos L. Abelln, Rafael Ubal, Chao Chen, Ajay Joshi, David R. Kaeli
2014DATEThermal management of manycore systems with silicon-photonic networks.Tiansheng Zhang, Jos L. Abelln, Ajay Joshi, Ayse K. Coskun
2013ICCSEfficient Dir0B Cache Coherency for Many-Core CMPs.Jos L. Abelln, Alberto Ros, Juan Fernndez, Manuel E. Acacio
2012DATEDesign of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs.Jos L. Abelln, Juan Fernndez Peinador, Manuel E. Acacio, Davide Bertozzi, Daniele Bortolotti, Andrea Marongiu, Luca Benini
2010ICPPA G-Line-Based Network for Fast and Efficient Barrier Synchronization in Many-Core CMPs.Jos L. Abelln, Juan Fernndez, Manuel E. Acacio
2008ICCSCharacterizing the Basic Synchronization and Communication Operations in Dual Cell-Based Blades.Jos L. Abelln, Juan Fernndez, Manuel E. Acacio
2008PDPCellStats: A Tool to Evaluate the Basic Synchronization and Communication Operations of the Cell BE.Jos L. Abelln, Juan Fernndez, Manuel E. Acacio