Skip to content

Jos M. Llabera

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

16

Venues

8

Active years

1985–2013

Best venue rank

A*

Where they publish

Papers

16 indexed papers, newest first.

YearVenueTitleAuthors
2013MICROThe reuse cache: downsizing the shared last-level cache.Jorge Albericio, Pablo Ibez, Vctor Vials, Jos M. Llabera
2010DSDFiltering Directory Lookups in CMPs.Ana Bosque, Vctor Vials, Pablo Ibez, Jos M. Llabera
2006EuroParSpeeding-Up Synchronizations in DSM Multiprocessors.Agustn De Dios Hernndez, Benjamn Sahelices Fernndez, Pablo Ibez, Vctor Vials, Jos M. Llabera
2000EuroParTwo-Level Address Storage and Address Prediction (Research Note).Enric Morancho, Jos M. Llabera, ngel Oliv
2000HPCAOn the Performance of Hand vs. Automatically Optimized Numerical Codes.Marta Jimnez, Jos M. Llabera, Agustn Fernndez
2000ISPASSModeling load address behaviour through recurrences.Luis M. Ramos, Pablo E. Ibez, Vctor Vials, Jos M. Llabera
1998HPCAPerformance Evaluation of Tiling for the Register Level.Marta Jimnez, Jos M. Llabera, Agustn Fernndez
1998ICSA General Algorithm for Tiling the Register Level.Marta Jimnez, Jos M. Llabera, Agustn Fernndez, Enric Morancho
1996EuroParA Unified Transformation Technique for Multilevel Blocking.Marta Jimnez, Jos M. Llabera, Agustn Fernndez, Enric Morancho
1996ICSReducing Inter-Vector-Conflicts in Complex Memory Systems.Anna M. del Corral, Jos M. Llabera
1992ISCAIncreasing the Number of Strides for Conflict-Free Vector Access.Mateo Valero, Toms Lang, Jos M. Llabera, Montse Peiron, Eduard Ayguad, Juan J. Navarro
1989ISCASystematic Hardware Adaptation of Systolic Algorithms.Miguel Valero-Garca, Juan J. Navarro, Jos M. Llabera, Mateo Valero
1989ICSInstruction fetch unit for parallel execution of branch instructions.Antonio Gonzlez, Jos M. Llabera
1986ICPPSolving Matrix Problems with No Size Restriction on a Systolic Array Processor.Juan J. Navarro, Jos M. Llabera, Mateo Valero
1986ISCAComputing Size-Independent Matrix Problems on Systolic Array Processors.Juan J. Navarro, Jos M. Llabera, Mateo Valero
1985ISCAAnalysis and Simulation of Multiplexed Single-Bus Networks With and Without Buffering.Jos M. Llabera, Mateo Valero, Enrique Herrada Lillo, Jess Labarta