Skip to content

Kesava R. Talupuru

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

1

Venues

1

Active years

2008–2008

Best venue rank

National

Where they publish

Papers

1 indexed papers, newest first.

YearVenueTitleAuthors
2008VLSIDSimulation Acceleration with HW Re-Compilation Avoidance.Kyuho Shim, Kesava R. Talupuru, Maciej J. Ciesielski, Seiyang Yang