Skip to content

Lennart M. Reimann

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

7

Venues

6

Active years

2020–2025

Best venue rank

A*

Where they publish

Papers

7 indexed papers, newest first.

YearVenueTitleAuthors
2025DACIntroducing Instruction-Accurate Simulators for Performance Estimation of Autotuning Workloads.Rebecca Pelke, Nils Bosbach, Lennart M. Reimann, Rainer Leupers
2025DATEStatic Global Register Allocation for Dynamic Binary Translators.Niko Zurstraen, Nils Bosbach, Lennart M. Reimann, Rainer Leupers
2025ICCADAutomatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors.Evgenii Rezunov, Niko Zurstraen, Lennart M. Reimann, Rainer Leupers
2023DATEZuSE Ki-Avf: Application-Specific AI Processor for Intelligent Sensor Signal Processing in Autonomous Driving.Gia Bao Thieu, Sven Gesper, Guillermo Pay-Vay, Christoph Riggers, Oliver Renke, Till Fiedler, Jakob Marten, Tobias Stuckenberg, Holger Blume, Christian Weis, Lukas Steiner, Chirag Sudarshan, Norbert Wehn, Lennart M. Reimann, Rainer Leupers, Michael Beyer, Daniel Khler, Alisa Jauch, Jan Micha Borrmann, Setareh Jaberansari, Tim Berthold, Meinolf Blawat, Markus Kock, Gregor Schewior, Jens Benndorf, Frederik Kautz, Hans-Martin Blthgen, Christian Sauer
2021ICCDQFlow: Quantitative Information Flow for Security-Aware Hardware Design in Verilog.Lennart M. Reimann, Luca Hanel, Dominik Sisejkovic, Farhad Merchant, Rainer Leupers
2021VLSIDANDROMEDA: An FPGA Based RISC-V MPSoC Exploration Framework.Farhad Merchant, Dominik Sisejkovic, Lennart M. Reimann, Kirthihan Yasotharan, Thomas Grass, Rainer Leupers
2020SCOPESA secure hardware-software solution based on RISC-V, logic locking and microkernel.Dominik Sisejkovic, Farhad Merchant, Lennart M. Reimann, Rainer Leupers, Massimiliano Giacometti, Sascha Kegrei