Skip to content

Masami Urano

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

3

Venues

3

Active years

2011–2012

Best venue rank

B

Where they publish

Papers

3 indexed papers, newest first.

YearVenueTitleAuthors
2012FPLWire-speed verification schemes for HW/SW design of 10-Gbit/s-class large-scale NW SoC using multiple FPGAs.Kazuhiko Terada, Hiroyuki Uzawa, Namiko Ikeda, Satoshi Shigematsu, Nobuyuki Tanaka, Masami Urano
2012ISCASExtendable point-to-multi-point protocol processor for 10G-EPON MAC SoCs.Naoki Miura, Akihiko Miyazaki, Junichi Kato, Nobuyuki Tanaka, Masami Urano, Mamoru Nakanishi, Tsugumichi Shibata
2011GLOBECOMEnergy-Efficient Frame-Buffer Architecture and It's Control Schemes for ONU Power Reduction.Hiroyuki Uzawa, Kazuhiko Terada, Namiko Ikeda, Akihiko Miyazaki, Masami Urano, Tsugumichi Shibata