Skip to content

Matheus A. Cavalcante

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

10

Venues

5

Active years

2021–2024

Best venue rank

A*

Where they publish

Papers

10 indexed papers, newest first.

YearVenueTitleAuthors
2024DATEMX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication.Matteo Perotti, Yichao Zhang, Matheus A. Cavalcante, Enis Mustafa, Luca Benini
2023DACSparse Hamming Graph: A Customizable Network-on-Chip Topology.Patrick Iff, Maciej Besta, Matheus A. Cavalcante, Tim Fischer, Luca Benini, Torsten Hoefler
2023DACHexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement.Patrick Iff, Maciej Besta, Matheus A. Cavalcante, Tim Fischer, Luca Benini, Torsten Hoefler
2023DACPATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge.Vikram Jain, Matheus A. Cavalcante, Nazareno Bruschi, Michael Rogenmoser, Thomas Benz, Andreas Kurth, Davide Rossi, Luca Benini, Marian Verhelst
2023DATEMemPool Meets Systolic: Flexible Systolic Computation in a Large Shared-Memory Processor Cluster.Samuel Riedel, Gua Hao Khov, Sergio Mazzola, Matheus A. Cavalcante, Renzo Andri, Luca Benini
2023ISCASQuark: An Integer RISC-V Vector Processor for Sub-Byte Quantized DNN Inference.MohammadHossein AskariHemmat, Tho Dupuis, Yoan Fournier, Nizar El Zarif, Matheus A. Cavalcante, Matteo Perotti, Frank K. Grkaynak, Luca Benini, Franois Leduc-Primeau, Yvon Savaria, Jean-Pierre David
2022DATEMemPool-3D: Boosting Performance and Efficiency of Shared-L1 Memory Many-Core Clusters with 3D Integration.Matheus A. Cavalcante, Anthony Agnesina, Samuel Riedel, Moritz Brunion, Alberto Garca-Ortiz, Dragomir Milojevic, Francky Catthoor, Sung Kyu Lim, Luca Benini
2022ICCADSpatz: A Compact Vector Processing Unit for High-Performance and Energy-Efficient Shared-L1 Clusters.Matheus A. Cavalcante, Domenic Wthrich, Matteo Perotti, Samuel Riedel, Luca Benini
2022ISLPEDHier-3D: A Hierarchical Physical Design Methodology for Face-to-Face-Bonded 3D ICs.Anthony Agnesina, Moritz Brunion, Alberto Garca Ortiz, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Matheus A. Cavalcante, Samuel Riedel, Luca Benini, Sung Kyu Lim
2021DATEMemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect.Matheus A. Cavalcante, Samuel Riedel, Antonio Pullini, Luca Benini