Skip to content

Mieszko Lis

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

22

Venues

12

Active years

2005–2026

Best venue rank

A*

Where they publish

Papers

22 indexed papers, newest first.

YearVenueTitleAuthors
2026ISCAShining Light on Silicon Photonic DNN Accelerators.Avilash Mukherjee, Mieszko Lis, Sudip Shekhar
2025ISCAMagellan: A High-Performance Loop-Guided Prefetcher for Indirect Memory Access.Gelin Fu, Tian Xia, Mingzhuo Yin, Prashant J. Nair, Mieszko Lis, Pengju Ren
2023ASPLOSHuffDuff: Stealing Pruned DNNs from Sparse Accelerators.Dingqing Yang, Prashant J. Nair, Mieszko Lis
2023ISPASSSunstone: A Scalable and Versatile Scheduler for Mapping Tensor Algebra on Spatial Accelerators.MohammadHossein Olyaiy, Christopher Ng, Alexandra (Sasha) Fedorova, Mieszko Lis
2021DATEA Case for Emerging Memories in DNN Accelerators.Avilash Mukherjee, Kumar Saurav, Prashant J. Nair, Sudip Shekhar, Mieszko Lis
2021HPCACHOPIN: Scalable Graphics Rendering in Multi-GPU Systems via Parallel Image Composition.Xiaowei Ren, Mieszko Lis
2021ICSAccelerating DNNs inference with predictive layer fusion.MohammadHossein Olyaiy, Christopher Ng, Mieszko Lis
2021ICSTMandoline: Dynamic Slicing of Android Applications with Trace-Based Alias Analysis.Khaled Ahmed, Mieszko Lis, Julia Rubin
2020ASPLOSThesaurus: Efficient Cache Compression via Dynamic Clustering.Amin Ghasemazar, Prashant J. Nair, Mieszko Lis
2020DATE2DCC: Cache Compression in Two Dimensions.Amin Ghasemazar, Mohammad Ewais, Prashant J. Nair, Mieszko Lis
2020FCCMA Turbo Maximum-a-Posteriori Equalizer for Faster-than-Nyquist Applications.Mohamed Omran Matar, Mrinmoy Jana, Jeebak Mitra, Lutz Lampe, Mieszko Lis
2020MICROProcrustes: a Dataflow and Accelerator for Sparse Deep Neural Network Training.Dingqing Yang, Amin Ghasemazar, Xiaowei Ren, Maximilian Golub, Guy Lemieux, Mieszko Lis
2018HPCAHigh-Performance GPU Transactional Memory via Eager Conflict Detection.Xiaowei Ren, Mieszko Lis
2017DATEGaussian mixture error estimation for approximate circuits.Amin Ghasemazar, Mieszko Lis
2017HPCAEfficient Sequential Consistency in GPUs via Relativistic Cache Coherence.Xiaowei Ren, Mieszko Lis
2013ICCDDesign tradeoffs for simplicity and efficient verification in the Execution Migration Machine.Keun Sup Shim, Mieszko Lis, Myong Hyon Cho, Ilia A. Lebedev, Srinivas Devadas
2011ICCDARCc: A case for an architecturally redundant cache-coherence architecture for large multicores.Omer Khan, Henry Hoffmann, Mieszko Lis, Farrukh Hijaz, Anant Agarwal, Srinivas Devadas
2011ICCDMemory coherence in the age of multicores.Mieszko Lis, Keun Sup Shim, Myong Hyon Cho, Srinivas Devadas
2011ISPASSScalable, accurate multicore simulation in the 1000-core era.Mieszko Lis, Pengju Ren, Myong Hyon Cho, Keun Sup Shim, Christopher W. Fletcher, Omer Khan, Srinivas Devadas
2011SPAABrief announcement: distributed shared memory based on computation migration.Mieszko Lis, Keun Sup Shim, Myong Hyon Cho, Christopher W. Fletcher, Michel A. Kinsy, Ilia A. Lebedev, Omer Khan, Srinivas Devadas
2009MICROPath-based, randomized, oblivious, minimal routing.Myong Hyon Cho, Mieszko Lis, Keun Sup Shim, Michel A. Kinsy, Srinivas Devadas
2005MEMOCODESynthesis of synchronous assertions with guarded atomic actions.Michael Pellauer, Mieszko Lis, Don Baltus, Rishiyur S. Nikhil