Skip to content

Russ Joseph

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

20

Venues

11

Active years

2001–2025

Best venue rank

A*

Where they publish

Papers

20 indexed papers, newest first.

YearVenueTitleAuthors
2025ASPLOSSaving Energy with Per-Variable Bitwidth Speculation.Tommy McMichen, David Dlott, Panitan Wongse-ammat, Nathan Greiner, Hussain Khajanchi, Russ Joseph, Simone Campanoni
2025ICCDSupporting Pipelined Memory Accesses in Processor Synthesis.Essien Taylor, Colin Schilf, Sebastian Phemister, Russ Joseph
2020MICRONCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End Performance.Tianyu Jia, Yuhao Ju, Russ Joseph, Jie Gu
2019ISCATime squeezing for tiny devices.Yuanbo Fan, Simone Campanoni, Russ Joseph
2018DACCompiler-guided instruction-level clock scheduling for timing speculative processors.Yuanbo Fan, Tianyu Jia, Jie Gu, Simone Campanoni, Russ Joseph
2017DACGreybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management.Tianyu Jia, Russ Joseph, Jie Gu
2016DACExploration of associative power management with instruction governed operation for ultra-low power design.Tianyu Jia, Yuanbo Fan, Russ Joseph, Jie Gu
2016DSNEnabling Deep Voltage Scaling in Delay Sensitive L1 Caches.Chao Yan, Russ Joseph
2015CASESEmbedded system and application aware design of deregulated energy delivery systems.Xuejing He, Robert P. Dick, Russ Joseph
2011ASPLOSExploring circuit timing-aware language and compilation.Giang Hoang, Robby Bruce Findler, Russ Joseph
2011DATEEfficient parameter variation sampling for architecture simulations.Feng Lu, Russ Joseph, Goce Trajcevski, Song Liu
2011MICROIdentifying and predicting timing-critical instructions to boost timing speculation.Jing Xin, Russ Joseph
2009DACProcess variation characterization of chip-level multiprocessors.Lide Zhang, Lan S. Bai, Robert P. Dick, Li Shang, Russ Joseph
2007DATEUnderstanding voltage variations in chip multiprocessors using a distributed power-delivery network.Meeta Sharma Gupta, Jarod L. Oatley, Russ Joseph, Gu-Yeon Wei, David M. Brooks
2007ISPASSModeling and Characterizing Power Variability in Multicore Architectures.Ke Meng, Frank Huebbers, Russ Joseph, Yehea I. Ismail
2006ISLPEDProcess variation aware cache leakage management.Ke Meng, Russ Joseph
2004HPCAWavelet Analysis for Microprocessor Design: Experiences with Wavelet-Based dI/dt Characterization.Russ Joseph, Zhigang Hu, Margaret Martonosi
2004ISPASSSpectral analysis for characterizing program power and performance.Russ Joseph, Margaret Martonosi, Zhigang Hu
2003HPCAControl Techniques to Eliminate Voltage Emergencies in High Performance Processors.Russ Joseph, David M. Brooks, Margaret Martonosi
2001ISLPEDRun-time power estimation in high performance microprocessors.Russ Joseph, Margaret Martonosi