Skip to content

Sangyeun Cho

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

47

Venues

21

Active years

1996–2024

Best venue rank

A*

Where they publish

Papers

47 indexed papers, newest first.

YearVenueTitleAuthors
2024USENIXZMS: Zone Abstraction for Mobile Flash Storage.Joo Young Hwang, Seokhwan Kim, Daejun Park, Yong-Gil Song, Junyoung Han, Seunghyun Choi, Sangyeun Cho, Youjip Won
2023USENIXTiDedup: A New Distributed Deduplication Architecture for Ceph.Myoungwon Oh, Sungmin Lee, Samuel Just, Youngjin Yu, Duck-Ho Bae, Sage A. Weil, Sangyeun Cho, Heon Y. Yeom
2018FASTFStream: Managing Flash Streams in the File System.Eunhee Rho, Kanchan Joshi, Seung-Uk Shin, Nitesh Jagadeesh Shetty, Joo Young Hwang, Sangyeun Cho, Daniel D. G. Lee, Jaeheon Jeong
2018FASTBarrier-Enabled IO Stack for Flash Storage.Youjip Won, Jaemin Jung, Gyeongyeol Choi, Joontaek Oh, Seongbae Son, Joo Young Hwang, Sangyeun Cho
2018ISCA2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives.Duck-Ho Bae, Insoon Jo, Youra Choi, Joo Young Hwang, Sangyeun Cho, Daniel D. G. Lee, Jaeheon Jeong
2016HPCADesign and implementation of a mobile storage leveraging the DRAM interface.Sungyong Seo, Youngjin Cho, Youngkwang Yoo, Otae Bae, Jaegeun Park, Heehyun Nam, Sunmi Lee, Yongmyung Lee, Seungdo Chae, Moonsang Kwon, Jin-Hyeok Choi, Sangyeun Cho, Jaeheon Jeong, Duckhyun Chang
2016ISCABiscuit: A Framework for Near-Data Processing of Big Data Workloads.Boncheol Gu, Andre S. Yoon, Duck-Ho Bae, Insoon Jo, Jinyoung Lee, Jonghyun Yoon, Jeong-Uk Kang, Moonsang Kwon, Chanho Yoon, Sangyeun Cho, Jaeheon Jeong, Duckhyun Chang
2015FASTF2FS: A New File System for Flash Storage.Changman Lee, Dongho Sim, Joo Young Hwang, Sangyeun Cho
2015ICDERecent advances in flash solutions.Sangyeun Cho
2015ICDEThe solid-state drive technology, today and tomorrow.Sangyeun Cho, Sanghoan Chang, Insoon Jo
2015UICOptimizing NoSQL DB on Flash: A Case Study of RocksDB.Fei Yang, Kun Dou, Siyu Chen, Mengwei Hou, Jeong-Uk Kang, Sangyeun Cho
2014HPCAStash directory: A scalable directory for many-core coherence.Socrates Demetriades, Sangyeun Cho
2014ICCDDesign space exploration of an NVM-based memory hierarchy.Seungjae Baek, Daeyeon Son, Dongwoo Kang, Jongmoo Choi, Sangyeun Cho
2013ICSActive disk meets flash: a case for intelligent SSDs.Sangyeun Cho, Chanik Park, Hyunok Oh, Sungchan Kim, Youngmin Yi, Gregory R. Ganger
2013ICSMemorage: emerging persistent RAM based malleable main memory and storage architecture.Ju-Young Jung, Sangyeun Cho
2013PRDCPower of One Bit: Increasing Error Correction Capability with Data Inversion.Rakan Maddah, Sangyeun Cho, Rami G. Melhem
2012DSNRDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory.Rami G. Melhem, Rakan Maddah, Sangyeun Cho
2012ICCDDesign and evaluation of a four-port data cache for high instruction level parallelism reconfigurable processors.Kiyeon Lee, Moo-Kyoung Chung, Soojung Ryu, Yeon-Gon Cho, Sangyeun Cho
2012MICROPredicting Coherence Communication by Tracking Synchronization Points at Run Time.Socrates Demetriades, Sangyeun Cho
2011HPCACloudCache: Expanding and shrinking private caches.Hyunjin Lee, Sangyeun Cho, Bruce R. Childers
2011ISPASSPRISM: Zooming in persistent RAM storage behavior.Ju-Young Jung, Sangyeun Cho
2011MASCOTSIn-N-Out: Reproducing Out-of-Order Superscalar Processor Behavior from Reduced In-Order Traces.Kiyeon Lee, Sangyeun Cho
2011MASCOTSScalable Multi-cache Simulation Using GPUs.Michael Moeng, Sangyeun Cho, Rami G. Melhem
2011MASCOTSAn Analytical Performance Model for Co-management of Last-Level Cache and Bandwidth Sharing.Taecheol Oh, Kiyeon Lee, Sangyeun Cho
2011NetworkingA Novel Scalable IPv6 Lookup Scheme Using Compressed Pipelined Tries.Michel Hanna, Sangyeun Cho, Rami G. Melhem
2011PRDCCOMeT: Continuous Online Memory Test.Musfiq Rahman, Bruce R. Childers, Sangyeun Cho
2011VLDBFast, Energy Efficient Scan inside Flash Memory.Sungchan Kim, Hyunok Oh, Chanik Park, Sangyeun Cho, Sang-Won Lee
2010HPCAStimulusCache: Boosting performance of chip multiprocessors with excess cache.Hyunjin Lee, Sangyeun Cho, Bruce R. Childers
2010RVStealthWorks: Emulating Memory Errors.Musfiq Rahman, Bruce R. Childers, Sangyeun Cho
2009ICSDynamic cache clustering for chip multiprocessors.Mohammad Hammoud, Sangyeun Cho, Rami G. Melhem
2009ISPASSAccurately approximating superscalar processor performance from traces.Kiyeon Lee, Shayne Evans, Sangyeun Cho
2009MICROFlip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance.Sangyeun Cho, Hyunjin Lee
2009NetworkingCHAP: Enabling Efficient Hardware-Based Multiple Hash Schemes for IP Lookup.Michel Hanna, Socrates Demetriades, Sangyeun Cho, Rami G. Melhem
2008HOTIAn Efficient Hardware-Based Multi-hash Scheme for High Speed IP Lookup.Socrates Demetriades, Michel Hanna, Sangyeun Cho, Rami G. Melhem
2008ICPPTPTS: A Novel Framework for Very Fast Manycore Processor Architecture Simulation.Sangyeun Cho, Socrates Demetriades, Shayne Evans, Lei Jin, Hyunjin Lee, Kiyeon Lee, Michael Moeng
2008ICPPTaming Single-Thread Program Performance on Many Distributed On-Chip L2 Caches.Lei Jin, Sangyeun Cho
2007ICCDExploring the interplay of yield, area, and performance in processor caches.Hyunjin Lee, Sangyeun Cho, Bruce R. Childers
2007ISPASSCA-RAM: A High-Performance Memory Substrate for Search-Intensive Applications.Sangyeun Cho, Joel R. Martin, Ruibin Xu, Mohammad H. Hammoud, Rami G. Melhem
2007RTCSAAchieving Predictable Performance with On-Chip Shared L2 Caches for Manycore-Based Real-Time Systems.Sangyeun Cho, Lei Jin, Kiyeon Lee
2006ISLPEDReducing cache traffic and energy with macro data load.Lei Jin, Sangyeun Cho
2006MICROManaging Distributed, Shared L2 Caches through OS-Level Page Allocation.Sangyeun Cho, Lei Jin
2001ICCDA Low-Power Cache Design for CalmRISCSangyeun Cho, Wooyoung Jung, Yongchun Kim, Seh-Woong Jeong
1999ISCADecoupling Local Variable Accesses in a Wide-Issue Superscalar Processor.Sangyeun Cho, Pen-Chung Yew, Gyungho Lee
1999MICROAccess Region Locality for High-Bandwidth Processor Memory System Design.Sangyeun Cho, Pen-Chung Yew, Gyungho Lee
1998ICPPHigh-Level Information - An Approach for Integrating Front-End and Back-End Compilers.Sangyeun Cho, Jenn-Yuan Tsai, Yonghong Song, Bixia Zheng, Stephen J. Schwinn, Xin Wang, Qing Zhao, Zhiyuan Li, David J. Lilja, Pen-Chung Yew
1996EuroParReducing Coherence Overhead in Shared-Bus Multiprocessors.Sangyeun Cho, Gyungho Lee
1996ICCDGlobal Bus Design of a Bus-Based COMA Multiprocessor DICE.Gyungho Lee, Bland Quattlebaum, Sangyeun Cho, Larry L. Kinney