Skip to content

Sanjay J. Patel

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

35

Venues

12

Active years

1986–2013

Best venue rank

A*

Where they publish

Papers

35 indexed papers, newest first.

YearVenueTitleAuthors
2013HPCAHybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors.Neal Clayton Crago, Omid Azizi, Steven S. Lumetta, Sanjay J. Patel
2011ICCADAccelerating aerial image simulation with GPU.Hongbo Zhang, Tan Yan, Martin D. F. Wong, Sanjay J. Patel
2011ISCAOUTRIDER: efficient memory latency tolerance with decoupled strands.Neal Clayton Crago, Sanjay J. Patel
2010ASPLOSAn asymmetric distributed shared memory model for heterogeneous parallel systems.Isaac Gelado, Javier Cabezas, Nacho Navarro, John E. Stone, Sanjay J. Patel, Wen-mei W. Hwu
2010DATEAn integrated framework for joint design space exploration of microarchitecture and circuits.Omid Azizi, Aqeel Mahesri, John P. Stevenson, Sanjay J. Patel, Mark Horowitz
2010DATEGoldMine: Automatic assertion generation using data mining and static analysis.Shobha Vasudevan, David Sheridan, Sanjay J. Patel, David Tcheng, William Tuohy, Daniel R. Johnson
2010ISCAEnergy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis.Omid Azizi, Aqeel Mahesri, Benjamin C. Lee, Sanjay J. Patel, Mark Horowitz
2010ISCACohesion: a hybrid memory model for accelerators.John H. Kelm, Daniel R. Johnson, William Tuohy, Steven S. Lumetta, Sanjay J. Patel
2010ISCAImplementing a GPU Programming Model on a Non-GPU Accelerator Architecture.Stephen M. Kofsky, Daniel R. Johnson, John A. Stratton, Wen-mei W. Hwu, Sanjay J. Patel, Steven S. Lumetta
2010PPoPPAn adaptive performance modeling tool for GPU architectures.Sara S. Baghsorkhi, Matthieu Delahaye, Sanjay J. Patel, William D. Gropp, Wen-mei W. Hwu
2009ASPLOSOptimization of tele-immersion codes.Albert Sidelnik, I-Jui Sung, Wanmin Wu, Mara Jess Garzarn, Wen-mei W. Hwu, Klara Nahrstedt, David A. Padua, Sanjay J. Patel
2009ICIPDepth image-based rendering with low resolution depth.Quang H. Nguyen, Minh N. Do, Sanjay J. Patel
2009ISCARigel: an architecture and scalable programming interface for a 1000-core accelerator.John H. Kelm, Daniel R. Johnson, Matthew R. Johnson, Neal Clayton Crago, William Tuohy, Aqeel Mahesri, Steven S. Lumetta, Matthew I. Frank, Sanjay J. Patel
2008MICROTradeoffs in designing accelerator architectures for visual computing.Aqeel Mahesri, Daniel R. Johnson, Neal Clayton Crago, Sanjay J. Patel
2007DACImplicitly Parallel Programming Models for Thousand-Core Microprocessors.Wen-mei W. Hwu, Shane Ryoo, Sain-Zee Ueng, John H. Kelm, Isaac Gelado, Sam S. Stone, Robert E. Kidd, Sara S. Baghsorkhi, Aqeel Mahesri, Stephanie C. Tsao, Nacho Navarro, Steven S. Lumetta, Matthew I. Frank, Sanjay J. Patel
2007ISCAExamining ACE analysis reliability estimates using fault-injection.Nicholas J. Wang, Aqeel Mahesri, Sanjay J. Patel
2007ISCAParallAX: an architecture for real-time physics.Thomas Y. Yeh, Petros Faloutsos, Sanjay J. Patel, Glenn Reinman
2007MICROThe Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration.Thomas Y. Yeh, Petros Faloutsos, Milos D. Ercegovac, Sanjay J. Patel, Glenn Reinman
2005DSNReStore: Symptom Based Soft Error Detection in Microprocessors.Nicholas J. Wang, Sanjay J. Patel
2005HPCAThe Future of Computer Architecture Research: An Industrial Perspective.Wen-mei W. Hwu, Sanjay J. Patel
2005ISCAContinuous Optimization.Brian Fahs, Todd M. Rafacz, Sanjay J. Patel, Steven S. Lumetta
2004DSNCharacterizing the Effects of Transient Faults on a High-Performance Processor Pipeline.Nicholas J. Wang, Justin Quek, Todd M. Rafacz, Sanjay J. Patel
2004HPCAReducing the Scheduling Critical Cycle Using Wakeup Prediction.Todd E. Ehrhart, Sanjay J. Patel
2003CGOImproving Quasi-Dynamic Schedules through Region Slip.Francesco Spadini, Brian Fahs, Sanjay J. Patel, Steven S. Lumetta
2003HPCADynamic Optimization of Micro-Operations.Brian Slechta, David Crowe, Brian Fahs, Michael Fertig, Gregory A. Muthler, Justin Quek, Francesco Spadini, Sanjay J. Patel, Steven Lumetta
2003MICROBeating in-order stalls with "flea-flicker" two-pass pipelining.Ronald D. Barnes, Erik M. Nystrom, John W. Sias, Sanjay J. Patel, Nacho Navarro, Wen-mei W. Hwu
2003SIGMETRICSCharacterization of essential dynamic instructions.Steven Lumetta, Sanjay J. Patel
2002MICROInstruction fetch deferral using static slack.Gregory A. Muthler, David Crowe, Sanjay J. Patel, Steven Lumetta
2001MICROPerformance characterization of a hardware mechanism for dynamic optimization.Brian Fahs, Satarupa Bose, Matthew M. Crum, Brian Slechta, Francesco Spadini, Tony Tung, Sanjay J. Patel, Steven S. Lumetta
2000MICROIncreasing the size of atomic instruction blocks using control flow assertions.Sanjay J. Patel, Tony Tung, Satarupa Bose, Matthew M. Crum
1998ISCAAn Analysis of Correlation and Predictability: What Makes Two-Level Branch Predictors Work.Marius Evers, Sanjay J. Patel, Robert S. Chappell, Yale N. Patt
1998ISCAImproving Trace Cache Effectiveness with Branch Promotion and Trace Packing.Sanjay J. Patel, Marius Evers, Yale N. Patt
1998MICROPutting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors.Daniel H. Friendly, Sanjay J. Patel, Yale N. Patt
1997MICROAlternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism.Daniel H. Friendly, Sanjay J. Patel, Yale N. Patt
1986DACEffectiveness of heuristics measures for automatic test pattern generation.Sanjay J. Patel, Janak H. Patel