Skip to content

Sao-Jie Chen

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

30

Venues

17

Active years

1991–2023

Best venue rank

A*

Where they publish

Papers

30 indexed papers, newest first.

YearVenueTitleAuthors
2023ISCASA Robust Super-Regenerative Receiver with Optimal Detection on BER Level.Yi-Pei Su, Chao-Yen Huang, Sao-Jie Chen
2014ICMLCA prefetching scheme for Automatic Repeat-reQuest fault-tolerant on-chip network.Wen-Chung Tsai, Deng-Yuan Zheng, Sao-Jie Chen, Yu Hen Hu
2012DATECongestion-aware scheduling for NoC-based reconfigurable systems.Hung-Lin Chao, Yean-Ru Chen, Sheng-Ya Tong, Pao-Ann Hsiung, Sao-Jie Chen
2012ICASSPCycle-efficient lineary feedback shift register implementation on word-based micro-architecture.Jui-Chieh Lin, Sao-Jie Chen, Yu Hen Hu
2011DACA fault-tolerant NoC scheme using bidirectional channel.Wen-Chung Tsai, Deng-Yuan Zheng, Sao-Jie Chen, Yu Hen Hu
2010ICASSPCycle efficient scrambler implementation for software defined radio.Jui-Chieh Lin, Ming-Jung Fan-Chiang, Minja Hsieh, Song-Yen Mao, Sao-Jie Chen, Yu Hen Hu
2010ISCASPerfect shuffling for cycle efficient puncturer and interleaver for software defined radio.Jui-Chieh Lin, Minja Hsieh, Ming-Jung Fan-Chiang, Song-Yen Mao, Chu Yu, Sao-Jie Chen, Yu Hen Hu
2009ICA3PPUsing XML for VLSI Physical Design Automation.Fong-Ming Shyu, Po-Hsun Cheng, Sao-Jie Chen
2009ISCASA 900 MHz to 5.2 GHz Dual-loop Feedback Multi-band LNA.Jia-Wei Lin, Da-Tong Yen, Wei-Yi Hu, Chu Yu, Mao-Hsu Yen, Pao-Ann Hsiung, Sao-Jie Chen
2007SAFECOMPModeling and Automatic Failure Analysis of Safety-Critical Systems Using Extended Safecharts.Yean-Ru Chen, Pao-Ann Hsiung, Sao-Jie Chen
2006ISCASA parameterizable digital-approximated 2D Gaussian smoothing filter for edge detection in noisy image.Pei-Yung Hsiao, Chia-Hsiung Chen, Shin-Shian Chou, Le-Tien Li, Sao-Jie Chen
2005AINAImproving End-to-End Performance by Active Queue Management.Chin-Fu Ku, Sao-Jie Chen, Jan-Ming Ho, Ray-I Chang
2005DACMultilevel full-chip routing for the X-based architecture.Tsung-Yi Ho, Chen-Feng Chang, Yao-Wen Chang, Sao-Jie Chen
2003ICCADA Fast Crosstalk- and Performance-Driven Multilevel Routing System.Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen, D. T. Lee
2003ISCASTile-graph-based power planning.Jyh Perng Fang, Sao-Jie Chen
2003ISCASA crosstalk aware two-pin net router.Ming-Fu Hsiao, Malgorzata Marek-Sadowska, Sao-Jie Chen
2003ISCASMinimizing coupling jitter by buffer resizing for coupled clock networks.Ming-Fu Hsiao, Malgorzata Marek-Sadowska, Sao-Jie Chen
2003VLSIDAn Efficient Multi-Level Partitioning Algorithm for VLSI Circuits.Jong-Sheng Cherng, Sao-Jie Chen
2003RTCSASoftware Platform for Embedded Software Development.Win-Bin See, Pao-Ann Hsiung, Trong-Yen Lee, Sao-Jie Chen
2002ICPADSTCN: Scalable Hierarchical Hypercubes.Trong-Yen Lee, Pao-Ann Hsiung, Sao-Jie Chen
2002ISORCVERTAF: An Object-Oriented Application Framework for Embedded Real-Time Systems.Pao-Ann Hsiung, Trong-Yen Lee, Win-Bin See, Jih-Ming Fu, Sao-Jie Chen
2001APSECFormal Verification of Embedded Real-Time Software in Component-Based Application Frameworks.Pao-Ann Hsiung, Win-Bin See, Trong-Yen Lee, Jih-Ming Fu, Sao-Jie Chen
2001ISCASA distributed and object-oriented framework for VLSI physical design automation.Fong-Ming Shyu, Sao-Jie Chen
1999ASPDACAn Automatic Router for the Pin Grid Array Package.Shuenn-Shi Chen, Jong-Jang Chen, Sao-Jie Chen, Chia-Chun Tsai
1999ASPDACAn Efficient Two-Level Partitioning Algorithm for VLSI Circuits.Jong-Sheng Cherng, Sao-Jie Chen, Chia-Chun Tsai, Jan-Ming Ho
1999ICCDAn Even Wiring Approach to the Ball Grid Array Package Routing.Shuenn-Shi Chen, Jong-Jang Chen, Sao-Jie Chen, Chia-Chun Tsai
1999ISCASEfficient VLSI architecture for 2-D inverse discrete wavelet transforms.Chu Yu, Sao-Jie Chen
1999PDPTAHardware-Software Coverification of Distributed Embedded Systems.Jih-Ming Fu, Sao-Jie Chen
1999PDPTAA Case Study in Hardware-Software Codesign of Distributed Systems - Vehicle Parking Management System.Trong-Yen Lee, Pao-Ann Hsiung, Sao-Jie Chen
1991DACConstrained via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems.Sung-Chuan Fang, Kuo-En Chang, Wu-Shiung Feng, Sao-Jie Chen