Skip to content

Shanthi Pavan

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

33

Venues

2

Active years

1999–2025

Best venue rank

C

Where they publish

Papers

33 indexed papers, newest first.

YearVenueTitleAuthors
2025ISCASA "Nyquist-Like" Noise Theorem for Linear Periodically-Switched RLC Networks.Shanthi Pavan
2024ISCASSystematic Development of CMOS PTAT Circuits.Shanthi Pavan
2023ISCASBandpass $\Delta \Sigma$ Modulators with FIR Feedback.Javad Gorji, Shanthi Pavan, Jos M. de la Rosa
2022ISCASAnalysis of Flash ADC Loading on the Performance of a Continuous-Time Pipelined ADC.Chaitanya Kumar, Saravana Manivannan, Shanthi Pavan
2021ISCASA 28.5W All-Analog Voice-Activity Detector.Udita Mukherjee, Tanmay Halder, Anand Kannan, Sovan Ghosh, Shanthi Pavan
2020ISCASUnified Analysis, Modeling, and Simulation of Chopping Artifacts in Continuous-Time Delta-Sigma Modulators.Raviteja Theertham, Shanthi Pavan
2019ISCASDegradation of Alias Rejection in Continuous-Time Bandpass Delta-Sigma Converters due to Weak Loop Filter Nonlinearities.Saravana Manivannan, Shanthi Pavan
2019ISCASSimplified Analysis of Total Integrated Noise in Passive Switched-Capacitor and N-Path Filters.Shanthi Pavan
2018ISCASWhat Architecture Should I Choose for my Continuous-Time Delta-Sigma Modulator?Shanthi Pavan, Siddharth Baskaran
2017ISCASOn linear periodically time varying (LPTV) systems with modulated inputs, and their application to smoothing filters.Shanthi Pavan
2016ISCASContinuous-time ΔΣ modulators with dual switched capacitor resistor DACs.Shanthi Pavan
2016VLSIDDemystifying Time Varying Circuits and Systems.Shanthi Pavan, Nagendra Krishnapura
2016VLSIDA 14 Bit Dual Channel Incremental Continuous-Time Delta Sigma Modulator for Multiplexed Data Acquisition.Kamlesh Singh, Shanthi Pavan
2015ISCASA 10 Gbps eye opening monitor in 65nm CMOS.Sandeep Krishnan, Shanthi Pavan
2015ISCASProgrammable analog pulse shaping for ultra-wideband applications.Naga Rajesh, Shanthi Pavan
2014ISCASEfficient estimation of noise and signal transfer functions of a continuous-time ΣΔ modulator.Shanthi Pavan
2013ISCASImproved characterization of high speed continuous-time ΔΣ modulators using a duobinary test interface.Ankesh Jain, Shanthi Pavan
2012ISCASDevice noise in continuous-time ΔΣ modulators with Switched-Capacitor feedback DACs.Radha S. Rajan, Shanthi Pavan
2011ISCASThe inconvenient truth about alias rejection in continuous time ΔΣ converters.Shanthi Pavan
2010ISCASUnderstanding weak loop filter nonlinearities in continuous time ΔΣ converters.Shanthi Pavan
2009ISCASA Digitally Assisted Baseband Filter with 9MHz Bandwidth and 0.3 dB IQ Mismatch for a WLAN Receiver Chain.Yogesh Darwhekar, Rakesh Kumar, Debapriya Sahu, Shanthi Pavan, Ashish Lachhwani, T. Krishnaswamy, Subhashish Mukherjee
2009ISCASAutomatic Tuning of Time Constants in Single Bit Continuous-time Delta-sigma Modulators.Saurabh Saxena, Prabu Sankar, Shanthi Pavan
2009VLSIDNegative Feedback System and Circuit Design.Nagendra Krishnapura, Shanthi Pavan
2008ISCASPower and area efficient high speed analog adaptive equalization.Shanthi Pavan
2008VLSIDOversampling Analog-to-Digital Converter Design.Shanthi Pavan, Nagendra Krishnapura
2007ISCASDesign Centering High Frequency Integrated Continuous-Time Filters.Tonse Laxminidhi, Shanthi Pavan
2007ISCASSingly Terminated & Bi-Transversal Transmission Line Filters for High Speed Adaptive Equalization.Shanthi Pavan
2006ISCASFundamental limitations of continuous-time delta-sigma modulators due to clock jitter.Karthikeyan Reddy, Shanthi Pavan
2006ISCASTransmission line based FIR structures for high speed adaptive equalization.Rajesh Tiruvuru, Shanthi Pavan
2006VLSIDSystem Aspects of Analog to Digital Converter Designs.Shanthi Pavan, Prakash Easwaran, C. Srinivasan
2005ISCASAnalysis of traveling wave and transversal analog adaptive equalizers.Shanthi Pavan, Shankar Shivappa
2004ISCASA fixed transconductance bias technique for CMOS analog integrated circuits.Shanthi Pavan
1999ISCASModeling of accumulation MOS capacitors for analog design in digital VLSI processes.Shanthi Pavan, Yannis P. Tsividis, Krishnaswamy Nagaraj