Skip to content

Shaojie Xiang

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

9

Venues

6

Active years

2018–2026

Best venue rank

A*

Where they publish

Papers

9 indexed papers, newest first.

YearVenueTitleAuthors
2026EuroSysSAS: Sparse Attention Synthesizer for Efficient Language Model Inference.Yuan Zhou, Shaojie Xiang, Lingfan Yu, Zhenyu Song, Charith Mendis, Yida Wang
2025FPGAARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines.Jinming Zhuang, Shaojie Xiang, Hongzheng Chen, Niansong Zhang, Zhuoping Yang, Tony Mao, Zhiru Zhang, Peipei Zhou
2024FPGAA Comprehensive Evaluation of FPGA-Based Spatial Acceleration of LLMs.Hongzheng Chen, Jiahao Zhang, Yixiao Du, Shaojie Xiang, Zichao Yue, Niansong Zhang, Yaohui Cai, Zhiru Zhang
2024ICCADRapidStream IR: Infrastructure for FPGA High-Level Physical Synthesis.Jason Lau, Yuanlong Xiao, Yutong Xie, Yuze Chi, Linghao Song, Shaojie Xiang, Michael Lo, Zhiru Zhang, Jason Cong, Licheng Guo
2022DACAccelerator design with decoupled hardware customizations: benefits and challenges: invited.Debjit Pal, Yi-Hsiang Lai, Shaojie Xiang, Niansong Zhang, Hongzheng Chen, Jeremy Casas, Pasquale Cocchini, Zhenkun Yang, Jin Yang, Louis-Nol Pouchet, Zhiru Zhang
2022FPGAHeteroFlow: An Accelerator Programming Model with Decoupled Data Placement for Software-Defined FPGAs.Shaojie Xiang, Yi-Hsiang Lai, Yuan Zhou, Hongzheng Chen, Niansong Zhang, Debjit Pal, Zhiru Zhang
2021ASPLOSDagger: efficient and fast RPCs in cloud microservices with near-memory reconfigurable NICs.Nikita Lazarev, Shaojie Xiang, Neil Adit, Zhiru Zhang, Christina Delimitrou
2019FCCMLAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure.Ecenur Ustun, Shaojie Xiang, Jinny Gui, Cunxi Yu, Zhiru Zhang
2018FPGADATuner: An Extensible Distributed Autotuning Framework for FPGA Design and Design Automation: (Abstract Only).Gai Liu, Ecenur Ustun, Shaojie Xiang, Chang Xu, Guojie Luo, Zhiru Zhang