Skip to content

Shekhar Srikantaiah

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

19

Venues

12

Active years

2008–2014

Best venue rank

A*

Where they publish

Papers

19 indexed papers, newest first.

YearVenueTitleAuthors
2014ISCAHIOS: A host interface I/O scheduler for Solid State Disks.Myoungsoo Jung, Wonil Choi, Shekhar Srikantaiah, Joonhyuk Yoo, Mahmut T. Kandemir
2012DACCourteous cache sharing: being nice to others in capacity management.Akbar Sharifi, Shekhar Srikantaiah, Mahmut T. Kandemir, Mary Jane Irwin
2011CCGRIDAdaptive QoS Decomposition and Control for Storage Cache Management in Multi-server Environments.Ramya Prabhakar, Shekhar Srikantaiah, Rajat Garg, Mahmut T. Kandemir
2011HPCAMorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy.Shekhar Srikantaiah, Emre Kultursay, Tao Zhang, Mahmut T. Kandemir, Mary Jane Irwin, Yuan Xie
2011ICCADImproving shared cache behavior of multithreaded object-oriented applications in multicores.Mahmut T. Kandemir, Shekhar Srikantaiah, Seung Woo Son
2011ICCADFeedback control based cache reliability enhancement for emerging multicores.Hui Zhao, Akbar Sharifi, Shekhar Srikantaiah, Mahmut T. Kandemir
2011PPoPPQoS aware storage cache management in multi-server environments.Ramya Prabhakar, Shekhar Srikantaiah, Rajat Garg, Mahmut T. Kandemir
2011SIGMETRICSMETE: meeting end-to-end QoS in multicores through system-wide resource management.Akbar Sharifi, Shekhar Srikantaiah, Asit K. Mishra, Mahmut T. Kandemir, Chita R. Das
2010ICSAdaptive multi-level cache allocation in distributed storage architectures.Ramya Prabhakar, Shekhar Srikantaiah, Mahmut T. Kandemir, Christina M. Patrick
2010MICROSynergistic TLBs for High Performance Address Translation in Chip Multiprocessors.Shekhar Srikantaiah, Mahmut T. Kandemir
2010PLDICache topology aware computation mapping for multicores.Mahmut T. Kandemir, Taylan Yemliha, Sai Prashanth Muralidhara, Shekhar Srikantaiah, Mary Jane Irwin, Yuanrui Zhang
2010SCCPM in CMPs: Coordinated Power Management in Chip-Multiprocessors.Asit K. Mishra, Shekhar Srikantaiah, Mahmut T. Kandemir, Chita R. Das
2010SIGMETRICSCoordinated power management of voltage islands in CMPs.Asit K. Mishra, Shekhar Srikantaiah, Mahmut T. Kandemir, Chita R. Das
2009MICROSHARP control: controlled shared cache management in chip multiprocessors.Shekhar Srikantaiah, Mahmut T. Kandemir, Qian Wang
2009SCDynamic storage cache allocation in multi-server architectures.Ramya Prabhakar, Shekhar Srikantaiah, Christina M. Patrick, Mahmut T. Kandemir
2009SCA case for integrated processor-cache partitioning in chip multiprocessors.Shekhar Srikantaiah, Reetuparna Das, Asit K. Mishra, Chita R. Das, Mahmut T. Kandemir
2008ASPLOSAdaptive set pinning: managing shared caches in chip multiprocessors.Shekhar Srikantaiah, Mahmut T. Kandemir, Mary Jane Irwin
2008ICCADIntegrated code and data placement in two-dimensional mesh based chip multiprocessors.Taylan Yemliha, Shekhar Srikantaiah, Mahmut T. Kandemir, Mustafa Karaky, Mary Jane Irwin
2008ICCADSPM management using Markov chain based data access prediction.Taylan Yemliha, Shekhar Srikantaiah, Mahmut T. Kandemir, Ozcan Ozturk