Skip to content

Takefumi Miyoshi

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

11

Venues

6

Active years

2009–2026

Best venue rank

A*

Where they publish

Papers

11 indexed papers, newest first.

YearVenueTitleAuthors
2026ISCASImplementation and Evaluation of a Cryogenic DSP in 22-nm with Floating-Point Arithmetic for Estimating Qubit States.Yuki Koyama, Takashi Imagawa, Ryo Kishida, Takefumi Miyoshi, Kazutoshi Kobayashi
2025QCEMultiplexed Control at Scale for Electrode Arrays in Trapped-Ion Quantum Processors.Ryutaro Ohira, Shinichi Morisaka, Ippei Nakamura, Atsushi Noguchi, Takefumi Miyoshi
2024QCEA Power Reduction Scheme by Arithmetic Format Conversion for a DSP to Estimate Qubit States Under 4K Cryogenic Environment.Takashi Imagawa, Ryo Kishida, Yuki Koyama, Kazutoshi Kobayashi, Takefumi Miyoshi
2024QCESquare-Wave Defined Pulse Generator for High Fidelity Gate Operation of Superconducting Qubits.Ryosuke Matsuo, Kazuhisa Ogawa, Hidehisa Shiorni, Makoto Negoro, Ryutaro Ohira, Takefumi Miyoshi, Michihiro Shintani, Hiromitsu Awano, Takashi Sato, Jun Shiomi
2024QCEA Microwave-Based QCCD Trapped-Ion Quantum Computer with Scalable Control System.Takefumi Miyoshi, Keisuke Koike, Shinichi Morisaka, Toshi Sumida, Makoto Negoro, Atsushi Noguchi, Ryutaro Ohira
2023QCEA Fully Pipelined Architecture of Quantum-Classical Interface for Realizing Fault-Tolerant Quantum Computer.Takefumi Miyoshi, Keisuke Koike, Shinichi Morisaka, Hidehisa Shiomi, Ryo Matsuda, Kazuhisa Ogawa, Yutaka Tabuchi, Makoto Negoro
2022FPLFPL Demo: A Flexible and Scalable Quantum-Classical Interface based on FPGAs.Takefumi Miyoshi, Keisuke Koike, Shinichi Morisaka, Hidehisa Shiomi, Kazuhisa Ogawa, Yutaka Tabuchi, Makoto Negoro
2013SSDBMA fast handshake join implementation on FPGA with adaptive merging network.Yasin Oge, Takefumi Miyoshi, Hideyuki Kawashima, Tsutomu Yoshinaga
2012ASPLOSFLAT: a GPU programming framework to provide embedded MPI.Takefumi Miyoshi, Hidetsugu Irie, Keigo Shima, Hiroki Honda, Masaaki Kondo, Tsutomu Yoshinaga
2011FPLA Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine.Takefumi Miyoshi, Hideyuki Kawashima, Yuta Terada, Tsutomu Yoshinaga
2009PDCATA Study of an Infrastructure for Research and Development of Many-Core Processors.Koh Uehara, Shimpei Sato, Takefumi Miyoshi, Kenji Kise