Skip to content

Vctor Vials

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

25

Venues

15

Active years

1998–2023

Best venue rank

A*

Where they publish

Papers

25 indexed papers, newest first.

YearVenueTitleAuthors
2023HPCACompression-Aware and Performance-Efficient Insertion Policies for Long-Lasting Hybrid LLCs.Carlos Escuin, Asif Ali Khan, Pablo Ibez, Teresa Monreal, Jernimo Castrilln, Vctor Vials
2019DCCBoosting Backward Search Throughput for FM-Index Using a Compressed Encoding.Jose Manuel Herruzo, Sonia Gonzlez-Navarro, Pablo Ibez, Vctor Vials, Jess Alastruey-Bened, Oscar G. Plata
2019WCAEExposing Abstraction-Level Interactions with a Parallel Ray Tracer.Alejandro Valero, Daro Surez Gracia, Ruben Gran Tejero, Luis M. Ramos, Agustn Navarro-Torres, Adolfo Muoz, Joaqun Ezpeleta, Jos Luis Briz, Ana C. Murillo, Eduardo Montijano, Javier Resano, Mara Villarroya-Gaud, Jess Alastruey-Bened, Enrique F. Torres, Pedro lvarez, Pablo Ibez, Vctor Vials
2014DATEDynamic construction of circuits for reactive traffic in homogeneous CMPs.Marta Ortn, Daro Surez Gracia, Mara Villarroya-Gaud, Cruz Izu, Vctor Vials
2014SBAC-PADBlock Disabling Characterization and Improvements in CMPs Operating at Ultra-low Voltages.Alexandra Ferrern-Labari, Daro Surez Gracia, Jess Alastruey-Bened, Teresa Monreal Arnal, Vctor Vials
2013MICROThe reuse cache: downsizing the shared last-level cache.Jorge Albericio, Pablo Ibez, Vctor Vials, Jos M. Llabera
2012RTASA Small and Effective Data Cache for Real-Time Multitasking Systems.Juan Segarra, Clemente Rodrguez, Ruben Gran Tejero, Luis C. Aparicio, Vctor Vials
2011EuroParFiltering Directory Lookups in CMPs with Write-Through Caches.Ana Bosque, Vctor Vials, Pablo Ibez, Jos Mara Llabera
2010DSDFiltering Directory Lookups in CMPs.Ana Bosque, Vctor Vials, Pablo Ibez, Jos M. Llabera
2010RTCSACombining Prefetch with Instruction Cache Locking in Multitasking Real-Time Systems.Luis C. Aparicio, Juan Segarra, Clemente Rodrguez, Vctor Vials
2009DATELight NUCA: A proposal for bridging the inter-cache latency gap.Daro Surez Gracia, Teresa Monreal, Fernando Vallejo, Ramn Beivide, Vctor Vials
2009EuroParA Methodology to Characterize Critical Section Bottlenecks in DSM Multiprocessors.Benjamn Sahelices, Pablo Ibez, Vctor Vials, Jos Mara Llabera
2008EuroParLow-Cost Adaptive Data Prefetching.Luis M. Ramos, Jos Luis Briz, Pablo E. Ibez, Vctor Vials
2008RTCSAAvoiding the WCET Overestimation on LRU Instruction Cache.Luis C. Aparicio, Juan Segarra, Clemente Rodrguez, J. L. Villarroel, Vctor Vials
2008SBAC-PADSelection of the Register File Size and the Resource Allocation Policy on SMT Processors.Jess Alastruey, Teresa Monreal, Francisco J. Cazorla, Vctor Vials, Mateo Valero
2006EuroParSpeeding-Up Synchronizations in DSM Multiprocessors.Agustn De Dios Hernndez, Benjamn Sahelices Fernndez, Pablo Ibez, Vctor Vials, Jos M. Llabera
2005ISCAStore Buffer Design in First-Level Multibanked Data Caches.Enrique F. Torres, Pablo Ibez, Vctor Vials, Jos Mara Llabera
2004EuroParContents Management in First-Level Multibanked Data Caches.Enrique F. Torres, Pablo Ibez, Vctor Vials, Jos Mara Llabera
2003EuroParCounteracting Bank Misprediction in Sliced First-Level Caches.Enrique F. Torres, Pablo Ibez, Vctor Vials, Jos Mara Llabera
2003HPCATradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors.Mara Jess Garzarn, Milos Prvulovic, Jos Mara Llabera, Vctor Vials, Lawrence Rauchwerger, Josep Torrellas
2002ICPPHardware Schemes for Early Register Release.Teresa Monreal, Vctor Vials, Antonio Gonzlez, Mateo Valero
2001PDPHardware Prefetching in Bus-Based Multiprocessors: Pattern Characterization and Cost-Effective Hardware.Mara Jess Garzarn, Jos Luis Briz, Pablo E. Ibez, Vctor Vials
2000ISPASSModeling load address behaviour through recurrences.Luis M. Ramos, Pablo E. Ibez, Vctor Vials, Jos M. Llabera
1999MICRODelaying Physical Register Allocation through Virtual-Physical Registers.Teresa Monreal, Antonio Gonzlez, Mateo Valero, Jos Gonzlez, Vctor Vials
1998ICSCharacterization and Improvement of Load/Store Cache-based Prefetching.Pablo Ibez, Vctor Vials, Jos Luis Briz, Mara Jess Garzarn