Skip to content

Yifan Qian

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

1

Venues

1

Active years

2021–2021

Best venue rank

C

Where they publish

Papers

1 indexed papers, newest first.

YearVenueTitleAuthors
2021ISCASApproximate Logic Synthesis in the Loop for Designing Low-Power Neural Network Accelerator.Yifan Qian, Chang Meng, Yawen Zhang, Weikang Qian, Runsheng Wang, Ru Huang