Approximate Logic Synthesis in the Loop for Designing Low-Power Neural Network Accelerator.

Yifan Qian, Chang Meng, Yawen Zhang, Weikang Qian, Runsheng Wang, Ru Huang

Browse the full ISCAS paper archive.