Skip to content

Yuji Kukimoto

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

15

Venues

7

Active years

1990–2002

Best venue rank

A*

Where they publish

Papers

15 indexed papers, newest first.

YearVenueTitleAuthors
2002ICCADRefining switching window by time slots for crosstalk noise calculation.Pinhong Chen, Yuji Kukimoto, Kurt Keutzer
1999ICCADTiming-safe false path removal for combinational modules.Yuji Kukimoto, Robert K. Brayton
1998DACHierarchical Functional Timing Analysis.Yuji Kukimoto, Robert K. Brayton
1998DACDelay-Optimal Technology Mapping by DAG Covering.Yuji Kukimoto, Robert K. Brayton, Prashant Sawkar
1998DATECombinational Verification based on High-Level Functional Specifications.Evguenii I. Goldberg, Yuji Kukimoto, Robert K. Brayton
1997DACExact Required Time Analysis via False Path Detection.Yuji Kukimoto, Robert K. Brayton
1997ICCADApproximate timing analysis of combinational circuits under the XBD0 model.Yuji Kukimoto, Wilsin Gosti, Alexander Saldanha, Robert K. Brayton
1996CAVVIS: A System for Verification and Synthesis.Robert K. Brayton, Gary D. Hachtel, Alberto L. Sangiovanni-Vincentelli, Fabio Somenzi, Adnan Aziz, Szu-Tsung Cheng, Stephen A. Edwards, Sunil P. Khatri, Yuji Kukimoto, Abelardo Pardo, Shaz Qadeer, Rajeev K. Ranjan, Shaker Sarwary, Thomas R. Shiple, Gitanjali Swamy, Tiziano Villa
1996FMCADVIS.Robert K. Brayton, Gary D. Hachtel, Alberto L. Sangiovanni-Vincentelli, Fabio Somenzi, Adnan Aziz, Szu-Tsung Cheng, Stephen A. Edwards, Sunil P. Khatri, Yuji Kukimoto, Abelardo Pardo, Shaz Qadeer, Rajeev K. Ranjan, Shaker Sarwary, Thomas R. Shiple, Gitanjali Swamy, Tiziano Villa
1994ICCADA redesign technique for combinational circuits based on gate reconnections.Yuji Kukimoto, Masahiro Fujita, Robert K. Brayton
1992FPGAPatching Method for Lookup-Table Type FPLs.Masahiro Fujita, Yuji Kukimoto
1992ICCADRectification method for lookup-table type FPGA's.Yuji Kukimoto, Masahiro Fujita
1991ICCADApplication of Boolean Unification to Combinational Logic Synthesis.Masahiro Fujita, Yutaka Tamiya, Yuji Kukimoto, Kuang-Chien Chen
1990CAVA Data Path Verifier for Register Transfer Level Using Temporal Logic Language Tokio.Hiroshi Nakamura, Yuji Kukimoto, Masahiro Fujita, Hidehiko Tanaka
1990ICCDPractical design assistance at register transfer level using a data path verifier.Hiroshi Nakamura, Yuji Kukimoto, Masahiro Fujita, Hidehiko Tanaka