Skip to content

Zhiliang Hong

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

11

Venues

5

Active years

2010–2026

Best venue rank

C

Where they publish

Papers

11 indexed papers, newest first.

YearVenueTitleAuthors
2026ISCASA Reference-Free Neural Network Architecture for ADC Nonlinearity Calibration.Yu Shi, Xuecheng Yang, Yihang Luan, Zuo Zhang, Yilian Zhong, Changde Ding, Zhiliang Hong, Jiawei Xu
2026ISCASA 6.12-to-8.62GHz Class-F23 VCO with Series-LC Assistance Achieving 195.9dBc/Hz FoMT at 100kHz Offset.Zihao Xia, Chenghao Liu, Zhiliang Hong, Yumei Huang
2023ISCASA 50-MHz Bandwidth and 50.6-dBm OOB-IIP3 Transimpedance Amplifier Based on a Three-Stage Pseudo-Differential OTA.Cong Tao, Liangbo Lei, Zhiliang Hong, Yumei Huang
2022ISCASWide-Band Inductorless and Capacitorless LNTA Based on Cascode Inverters.Cong Tao, Liangbo Lei, Zhiliang Hong, Yumei Huang
2021ISCASA Bipolar-Input Bipolar-Output DC-DC Converter for Thermoelectric Energy Harvesting.Peng Cao, Zhiliang Hong
2021ISCASA 5.7mW +30dBm IIP3, Tunable Active-RC LPF in 40nm CMOS.Liangbo Lei, Cong Tao, Zhiliang Hong, Yumei Huang
2021ISCASA Charge-Pump-Based SIMO Buck-Boost DC-DC Converter with Three Operation Modes.Zhiguo Tong, Peng Cao, Peng Xu, Dehong Lv, Danzhu Lu, Jie He, Zhiliang Hong
2017IECONA 4.6-5.6 GHz constant KVCO low phase noise LC-VCO and an optimized automatic frequency calibrator applied in PLL frequency synthesizer.Hongguang Zhang, Pan Xue, Zhiliang Hong
2013ISLPEDAn energy-efficient 5-MHz to 20-MHz, 12-bit reconfigurable continuous-time ΣΔ modulator for 4G-LTE application.Jing Li, Ruiyuan Zhu, Ting Yi, Bill Liu, Zhiliang Hong
2011ASPDACA low-power triple-mode sigma-delta DAC for reconfigurable (WCDMA/TD-SCDMA/GSM) transmitters.Dong Qiu, Ting Yi, Zhiliang Hong
2010FPLA Reconfigurable Analog Processor Based on FPAA with Coarse-Grained, Heterogeneous Configurable Analog Blocks.Wen-Hui Fu, Jun Jiang, Xi Qin, Ting Yi, Zhiliang Hong