Skip to content

24-bit significand multiplier for FPGA floating-point multiplication.

E. George Walters III

Year2015
ProceedingsACSSC

Browse the full ACSSC paper archive.