Timing Verification of UML Activity Diagram Based Code Block Level Models for Real Time Multiprocessor System-on-Chip Applications.

Dipankar Das, Rajeev Kumar, P. P. Chakrabarti

Browse the full APSEC paper archive.