Skip to content
cs-conference-ranking.org

Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point Addition.

Javier D. Bruguera, Toms Lang

VenueCARITH
Year2005
ProceedingsIEEE Symposium on Computer Arithmetic
DBLP recordconf/arith/BrugueraL05 ↗

Browse the full ARITH paper archive.