High-speed multiplier design using multi-input counter and compressor circuits.
Mayur Mehta, Vijay Parmar, Earl E. Swartzlander Jr.
VenueCARITH
Year1991
ProceedingsIEEE Symposium on Computer Arithmetic
DBLP recordconf/arith/MehtaPS91 ↗
Browse the full ARITH paper archive.