ATM Cell Modelling using Objective VHDL.

Alberto Allara, Massimo Bombana, Patrizia Cavalloro, Wolfgang Nebel, Wolfram Putzke-Rming, Martin Radetzki

Browse the full ASPDAC paper archive.