Physical verification flow for hierarchical analog ic design constraints.

Volker Meyer zu Bexten, Markus Tristl, Gran Jerke, Hartmut Marquardt, Dina Medhat

Browse the full ASPDAC paper archive.