A Performance Maximization Algorithm to Design ASIPs under the Constraint of Chip Area Including RAM and ROM Sizes.

Nguyen-Ngoc Bnh, Masaharu Imai, Yoshinori Takeuchi

Browse the full ASPDAC paper archive.