Learning Boolean Circuits from Examples for Approximate Logic Synthesis.

Sina Boroumand, Christos-Savvas Bouganis, George A. Constantinides

Browse the full ASPDAC paper archive.