Addressing verification bottlenecks of fully synthesized processor cores using equivalence checkers.

Subash Chandar G., S. Vaideeswaran

Browse the full ASPDAC paper archive.