Power reduction by simultaneous voltage scaling and gate sizing.

Chunhong Chen, Majid Sarrafzadeh

Browse the full ASPDAC paper archive.