Relaxed Simulated Tempering for VLSI Floorplan Designs.

Jason Cong, Tianming Kong, Dongmin Xu, Faming Liang, Jun S. Liu, Wing Hung Wong

Browse the full ASPDAC paper archive.