MOSTAR: Multi-Stage Hierarchical Bayesian Optimization for Substructure-Aware High-Dimensional Analog Circuit Sizing.

Weijian Fan, Haoyi Zhang, Weibin Lin, Runsheng Wang, Yibo Lin

Browse the full ASPDAC paper archive.