A novel methodology for testing hardware security and trust exploiting On-Chip Power noise Measurement.

Daisuke Fujimoto, Makoto Nagata, Shivam Bhasin, Jean-Luc Danger

Browse the full ASPDAC paper archive.