Standard Cell Layout Synthesis for Dual-Sided 3D-Stacked Transistors.

Kairong Guo, Haoran Lu, Rui Guo, Jiarui Wang, Chunyuan Zhao, Heng Wu, Runsheng Wang, Yibo Lin

Browse the full ASPDAC paper archive.