Automated synthesis of pipelined designs on FPGAs for signal and image processing applications described in MATLAB.

Malay Haldar, Anshuman Nayak, Alok N. Choudhary, Prithviraj Banerjee

Browse the full ASPDAC paper archive.