A design of high speed double precision floating point adder using macro modules.

Chi Huang, Xinyu Wu, Jinmei Lai, Chengshou Sun, Gang Li

Browse the full ASPDAC paper archive.