Performance-driven register write inhibition in high-level synthesis under strict maximum-permissible clock latency range.

Keisuke Inoue, Mineo Kaneko

Browse the full ASPDAC paper archive.