High-level synthesis under multi-cycle interconnect delay.

Jinhwan Jeon, Daehong Kim, Dongwan Shin, Kiyoung Choi

Browse the full ASPDAC paper archive.