Using GALS architecture to reduce the impact of long wire delay on FPGA performance.

Xin Jia, Ranga Vemuri

Browse the full ASPDAC paper archive.