An LSI implementation of the simple serial synchronized multistage interconnection network.

Takayuki Kamei, Masashi Sasahara, Hideharu Amano

Browse the full ASPDAC paper archive.