Skip to content

Area-minimal algorithm for LUT-based FPGA technology mapping with duplication-free restriction.

Chi-Chou Kao, Yen-Tai Lai

VenueBASPDAC
Year2004
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.