Skip to content

Gate-level aged timing simulation methodology for hot-carrier reliability assurance.

Yoshiyuki Kawakami, Jingkun Fang, Hirokazu Yonezawa, Nobufusa Iwanishi, Lifeng Wu, Alvin I-Hsien Chen, Norio Koike, Ping Chen, Chune-Sin Yeh, Zhihong Liu

VenueBASPDAC
Year2000
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.