Dual-loop Digital PLL Design for Adaptive Clock Recovery.

Tae Hun Kim, Beomsup Kim

Browse the full ASPDAC paper archive.