An optimal gate design for the synthesis of ternary logic circuits.

Sunmean Kim, Taeho Lim, Seokhyeong Kang

Browse the full ASPDAC paper archive.