Block-level 3D IC design with through-silicon-via planning.

Dae Hyun Kim, Rasit Onur Topaloglu, Sung Kyu Lim

Browse the full ASPDAC paper archive.