Formal Verification Method for Combinatorial Circuits at High Level Design.

Junji Kitamichi, Hiroyuki Kageyama, Nobuo Funabiki

Browse the full ASPDAC paper archive.