Row-based area-array I/O design planning in concurrent chip-package design flow.

Ren-Jie Lee, Hung-Ming Chen

Browse the full ASPDAC paper archive.