Architectural simulation for a programmable DSP chip set.

Jong Tae Lee, Jaemin Kim, Jae Cheol Son

Browse the full ASPDAC paper archive.