Parallel verilog simulation: architecture and circuit partition.

Tun Li, Yang Guo, Sikun Li, Fujiang Ao, Gongjie Li

Browse the full ASPDAC paper archive.